JPH0411410Y2 - - Google Patents

Info

Publication number
JPH0411410Y2
JPH0411410Y2 JP1985074494U JP7449485U JPH0411410Y2 JP H0411410 Y2 JPH0411410 Y2 JP H0411410Y2 JP 1985074494 U JP1985074494 U JP 1985074494U JP 7449485 U JP7449485 U JP 7449485U JP H0411410 Y2 JPH0411410 Y2 JP H0411410Y2
Authority
JP
Japan
Prior art keywords
pulse
flip
flop
synchronization signal
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1985074494U
Other languages
English (en)
Japanese (ja)
Other versions
JPS61191657U (en]
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985074494U priority Critical patent/JPH0411410Y2/ja
Priority to US06/864,783 priority patent/US4694340A/en
Publication of JPS61191657U publication Critical patent/JPS61191657U/ja
Application granted granted Critical
Publication of JPH0411410Y2 publication Critical patent/JPH0411410Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals
    • H04N5/10—Separation of line synchronising signal from frame synchronising signal or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
JP1985074494U 1985-05-20 1985-05-20 Expired JPH0411410Y2 (en])

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP1985074494U JPH0411410Y2 (en]) 1985-05-20 1985-05-20
US06/864,783 US4694340A (en) 1985-05-20 1986-05-19 Vertical synchronizing signal separating circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985074494U JPH0411410Y2 (en]) 1985-05-20 1985-05-20

Publications (2)

Publication Number Publication Date
JPS61191657U JPS61191657U (en]) 1986-11-28
JPH0411410Y2 true JPH0411410Y2 (en]) 1992-03-23

Family

ID=13548907

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985074494U Expired JPH0411410Y2 (en]) 1985-05-20 1985-05-20

Country Status (2)

Country Link
US (1) US4694340A (en])
JP (1) JPH0411410Y2 (en])

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4879730A (en) * 1988-05-31 1989-11-07 Siemens Transmission Systems, Inc. Jitter tolerant circuit for dual rail data
JPH0795444A (ja) * 1993-09-21 1995-04-07 Sharp Corp 垂直同期回路
US5999222A (en) * 1997-09-04 1999-12-07 Hughes-Jvc Technology Corporation Digital vertical sync separator
CA2326326C (en) * 1999-01-29 2003-02-18 Matsushita Electric Industrial Co., Ltd. Synchronous processing circuit
US8203651B2 (en) * 2008-11-07 2012-06-19 Stmicroelectronics Maroc Video signal synchronization

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5341925A (en) * 1976-09-29 1978-04-15 Toshiba Corp Synchronism reproducing device
JPS5439519A (en) * 1977-09-02 1979-03-27 Nec Corp Separation circuit for vertical synchronism
NL7811812A (nl) * 1978-12-04 1980-06-06 Philips Nv Televisieschakeling voor het afleiden van een raster- synchroniseersignaal uit een samengesteld synchroni- seersignaal.
JPS56120269A (en) * 1980-02-28 1981-09-21 Sony Corp Vertical synchronizing circuit
JPS61113365A (ja) * 1984-11-07 1986-05-31 Rohm Co Ltd 垂直同期信号分離回路

Also Published As

Publication number Publication date
US4694340A (en) 1987-09-15
JPS61191657U (en]) 1986-11-28

Similar Documents

Publication Publication Date Title
JP2909740B2 (ja) 位相整合回路
US4786823A (en) Noise pulse suppressing circuit in digital system
JPH0411410Y2 (en])
JPS6043709B2 (ja) 垂直同期装置
US4695873A (en) Horizontal line data position and burst phase encoding apparatus and method
KR930000978B1 (ko) 필드 검출회로
US4009487A (en) Blanking generator for PAL sync signals
KR0182002B1 (ko) 디지탈 방식의 팔/메세캄 판별회로
JP2642242B2 (ja) パイロットバーストゲートパルス発生装置
KR880000809Y1 (ko) 스텝신호 발생장치
KR960004129B1 (ko) 프로그램 가능한 수직동기신호 추출회로
KR950009239B1 (ko) 버스트 게이트 펄스 발생회로
JP2596163B2 (ja) フィールド識別装置
JP2543108B2 (ja) 同期パルス発生装置
KR940003038B1 (ko) 수평동기 기간중의 노이즈제거를 위한 게이트신호 발생회로
JP2577359B2 (ja) 垂直同期信号の周波数判別回路
JPH0438184B2 (en])
JPS6252501B2 (en])
JPH0739093Y2 (ja) ドロツプアウト補償回路
JPH04229778A (ja) 垂直同期信号分離回路
JP2903691B2 (ja) バーストゲートパルス禁止装置
KR900001444Y1 (ko) 동기 자동 주파수 제어회로
JPH04227164A (ja) 垂直同期信号分離回路
JPS6032380B2 (ja) 垂直同期信号分離回路
JPS62190972A (ja) フレ−ム同期信号検出回路